ChenXuzheng
/
FPGA-TankGame-new
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
FPGA-TankGame-new/TankGame.srcs/sources_1/new/tank_logic.v

7 lines
63 B
Verilog
Raw Blame History

`timescale 1ns / 1ps
module tank_logic(
);
endmodule
Reference in New Issue View Git Blame Copy Permalink