7 lines
63 B
Verilog
7 lines
63 B
Verilog
`timescale 1ns / 1ps
|
|
|
|
module tank_logic(
|
|
|
|
);
|
|
endmodule
|